
## WHAT IS CLAIMED IS:

1. Aprocessor comprising:

a plurality of functional units; and

a register file that is divided into a plurality of register file segments, ones of the plurality of register file segments being coupled to and associated with ones of the plurality of functional units, the register file segments being partitioned into global registers and local registers, the global registers that are accessible by the plurality of functional units, the local registers being accessible by the functional unit associated with the register file segment containing the local registers.

- 2. A processor according to Claim 1 wherein: the processor is a Very Long Instruction Word (VLIW) processor.
- 3. A processor according to Claim 1 wherein:
  the local registers and global registers are addressed using register addresses in
  an address space that is defined for a register file segment/ functional
  unit pair.
- 4. A processor according to Claim 1 wherein: the register file is a multi-ported register file.
- 5. A processor according to Claim 1 wherein:
  the local registers in a register file segment are addressed using register
  addresses in a local register range outside the global register range that
  are assigned within a single register file segment/ functional unit pair.
- 6. A processor according to Claim 1 wherein:
  register addresses in the local register range are the same for the plurality of
  register file segment/ functional unit pairs and address registers locally
  within a register file segment/ functional unit pair.



3

4

5

6

7

8

9

1

2

3

4

1

2

| 7. If processor according to Claim I wherei | 7. | A processor acc | ording to | Claim 1 | wherei |
|---|----|-----------------|-----------|---------|--------|
|---|----|-----------------|-----------|---------|--------|

the register file includes N physical registers and is duplicated into M register file segments, the register file segments having a reduced number of read and/or write ports in comparison to a nonduplicated register file, but each having the same number of physical registers.

## 8. A processor according to Claim 7 wherein:

the register file segments are partitioned into  $N_G$  global and  $N_L$  local register files where  $N_G$  plus  $N_L$  is equal to N, the register file operating equivalently to a register file having  $N_G + (M * N_L)$  total registers available for the M functional units, the number of address bits for addressing the  $N_G + (M * N_L)$  total registers being equal to the number of bits B that are used to address  $N = 2^B$  registers, the local registers for ones of the M register file segments are addressed using the same B-bit values.

## 9. A processor according to Claim 6 wherein:

partitioning of the register file is programmable so that the number  $N_G$  of global registers and number  $N_L$  of local registers is selectable and variable.

- 10. A processor according to Claim 1 wherein the register file is a storage array structure having R read ports and W write ports comprising:
- 3 a plurality of storage array storages;
- the storage array storages having a reduced number of read ports so that the total number of read ports for the plurality of storage array storages is R read ports; and
- 7 the storage array storages having W write ports.

|          | 1                     |
|----------|-----------------------|
|          | 2                     |
| 10       | 3                     |
| ر ر۷)    |                       |
|          |                       |
| N C      | <b>1</b>              |
| ,        | 2                     |
|          | 3                     |
|          | 2<br>3<br>4<br>5      |
|          | 5                     |
|          |                       |
| u<br>N   | 1 ,                   |
|          | 1<br>2<br>3           |
|          | 3                     |
| U        |                       |
| a<br>had | 1                     |
|          | 2                     |
|          | 3                     |
| w        | 1<br>2<br>3<br>4<br>5 |
|          | 5                     |
|          | 1                     |
|          | 2                     |
|          | 3                     |
|          | 4                     |
|          | 5                     |
|          | 5<br>6                |
|          | 7                     |
|          | (8)<br>9              |
|          | 9                     |
|          |                       |

| į       |   |
|---------|---|
| 11.     | A processor according to Claim 10 wherein:                                    |
| the stò | rage array structure is a sixteen port structure with twelve read ports and   |
|         | live write ports; and   |
| the plu | rality of storage array storages includes four storage array storages each    |
|         | having three read ports and five write ports.                                 |
| 12.     | A processor according to Claim 10 wherein:                                    |
| the sto | rage array structure is a sixteen port structure with twelve read ports and   |
|         | four write ports; and   |
| the plu | rality of storage array storages includes four storage array storages each    |
|         | having three read ports and four write ports.                                 |
|         |   |
| 13.     | A processor according to Claim 10 wherein:                                    |
| the wr  | ites are fully broadcast so that all of the storage array storages are held   |
|         | coherent.   |
|         |   |
| 14.     | A processor according to Claim 10 wherein:                                    |
| storage | e array storages include storage cells having a plurality of word lines and   |
|         | a plurality of bit lines, the word lines being formed in one metal            |
|         | interconnect layer, the bits lines being formed in a second metal             |
|         | interconnect layer.   |
|         |   |
| 15.     | A processor comprising:   |
| a deco  | der for decoding a very long instruction word including a plurality of        |
|         | subinstructions, the subinstructions being allocated into positions of        |
|         | the instruction word;   |
| a regis | ter file coupled to the decoder and divided into a plurality of register file |
|         | segments; and   |
| a plura | lity of functional units, ones of the plurality of functional units being     |
|         | coupled to an associated with respective ones of the register file            |
|         | segments, ones of the plurality of subinstructions being executable           |

| 10 |  |
|----|--|
| 11 |  |
| 12 |  |
| 13 |  |
| 14 |  |
| 15 |  |
| 16 |  |
| 17 |  |
|    |  |
| 1  |  |
| 2  |  |
| 3  |  |
| 4  |  |
|    |  |

upon respective ones of the plurality of functional units, operating upon operands accessible to the register file segment associated with the functional unit of the plurality of functional units, the register file segments including a plurality of registers that are partitioned into global registers and local registers, the global registers being accessible by the plurality of functional units, the local registers in one of the register file segments being accessible by the functional unit associated with the register file segment.

16. A processor according to Claim 15 wherein:

the local registers and global registers are addressed using register addresses in an address space that is defined for a register file segment/ functional unit pair.

17. A processor according to Claim 15 wherein: the register file is a multi-ported register file.

18. A processor according to Claim 15 wherein:

the local registers in a register file segment are addressed using register addresses in a local register range outside the global register range that are assigned within a single register file segment/ functional unit pair.

19. A processor according to Claim 15 wherein:

register addresses in the local register range are the same for the plurality of register file segment/ functional unit pairs and address registers locally within a register file segment/ functional unit pair.

20. A processor according to Claim 15 wherein:

the register file includes N physical registers and is duplicated into M register file segments, the register file segments having a reduced number of read and/or write ports in comparison to a nonduplicated register file, but each having the same number of physical registers.



5

1

2

3

4

1

2

3

9

1

2

3

4

| 1 |              | 21.       | A processor according to Claim 20 wherein:  |
|---|--------------|-----------|---|
| 2 |              | the reg   | gister file segments are partitioned into N <sub>G</sub> global and N <sub>L</sub> local register |
| 3 |              |           | files where N <sub>G</sub> plus N <sub>L</sub> is equal to N, the register file operating         |
| 4 |              |           | equivalently to a register file having $N_G + (M * N_L)$ total registers                          |
| 5 |              |           | available for the M functional units, the number of address bits for                              |
| 6 | V            |           | addressing the $N_G + (M * N_L)$ total registers being equal to the number                        |
| 7 | E            |           | of bits B that are used to address $N = 2^B$ registers, the local registers for                   |
| 8 | X            |           | ones of the M register file segments are addressed using the same B-bit                           |
| 9 | <b>\( \)</b> |           | values.   |
|   |              |           |   |
| 1 |              | 22.       | A processor according to Claim 20 wherein:  |
| 2 |              | partiti   | oning of the register file is programmable so that the number $N_G$ of                            |
| 3 |              |           | global registers and number N <sub>L</sub> of local registers is selectable and                   |
| 4 |              |           | variable.   |
|   |              |           | 1   |
| 1 | Guy/         | 23.       | A method of operating a processor comprising:   |
| 2 | * XI         | operat    | ing a plurality of functional units; and  |
| 3 | <b>%</b>     | , dividii | ng a register file into a plurality of register file segments;                                    |
| 4 | Ø,           | coupli    | ng and associating ones of the plurality of register file segments with                           |
| 5 |              | •         | ones of the plurality of functional units;  |
| 6 | •            | partitie  | oning the register file segments into global registers and local registers;                       |
| 7 |              | access    | ing the global registers by the plurality of functional units;                                    |
| 8 |              | access    | ing the local registers by the functional unit associated with the register                       |

24. A method according to Claim 23 further comprising: addressing the local registers and global registers using register addresses in an address space that is defined for a register file segment/ functional unit pair.

file segment containing the local registers.

| 1   |               | 25. A method according to Claim 23 further comprising:                                   |
|-----|---------------|--|
| 2   |               | addressing the local registers in a register file segment using register addresses       |
| 3   |               | in a local register range outside the global register range that are                     |
| 4   | EN            | assigned within a single register file segment/ functional unit pair.                    |
| 1   | N             | 26. A method according to Claim 23 further comprising:                                   |
| 2   | $\mathcal{A}$ | addressing the local register range the same for the plurality of register file          |
| 3   |               | segment/ functional unit pairs and address registers locally within a                    |
| 4   |               | register file segment/ functional unit pair.   |
| 1   | 5             | 27. A\method according to Claim 23 further comprising:                                   |
| 25  |               | including N physical registers in the register file;                                     |
| 3 . |               | duplicated the physical registers into M register file segments, the register file       |
| 4   |               | segments having a reduced number of read and/or write ports in                           |
| 5   | •             | comparison to a nonduplicated register file, but each having the same                    |
| 6   |               | number of physical registers.  |
| 1   |               | 28. A method according to Claim 27 further comprising:                                   |
| 2   |               | partitioning the register file segments into $N_G$ global and $N_L$ local register files |
| 3   |               | where $N_G$ plus $N_{\chi}$ is equal to N;   |
| 4   |               | operating the register file equivalently to a register file having $N_G + (M * N_L)$     |
| 5   |               | total registers available for the M functional units, the number of                      |
| 6   |               | address bits for addressing the $N_G + (M * N_L)$ total registers being                  |
| 7   |               | equal to the number of bits B that are used to address $N = 2^B$ registers;              |
| 8   |               | and  |
| 9   |               | addressing the local registers for ones of the M register file segments using the        |
| 10  |               | same B-bit values.   |
| 1   |               | 29. A method according to Claim 27 further comprising:                                   |
| 2   |               | programmably partitioning the register file so that the number N <sub>G</sub> of global  |
| 3   |               | registers and number N <sub>L</sub> of local registers is selectable and variable.       |